

54F/74F373 Octal Transparent Latch with TRI-STATE® Outputs

General Description

The 'F373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

Features


- Eight latches in a single package
- TRI-STATE outputs for bus interfacing
- Guaranteed 4000V minimum ESD protection

| Commercial | Military | Package Number | Package Description | | |
|--------------------|---------------|-------------------|---|--|--|
| 74F373PC | | N20A | 20-Lead (0.300" Wide) Molded Dual-In-Line | | |
| | 54F373DM (QB) | J20A | 20-Lead Ceramic Dual-In-Line | | |
| 74F373SC (Note 1) | | M20B | 20-Lead (0.300" Wide) Molded Small Outline, JEDEC | | |
| 74F373SJ (Note 1) | | M20D | 20-Lead (0.300" Wide) Molded Small Outline, EIAJ | | |
| 74F373MSA (Note 1) | | MSA20 | 20-Lead Molded Shrink Small Outline, EIAJ Type II | | |
| | 54F373FM (QB) | W20A | 20-Lead Cerpack | | |
| | 54F373LM (QB) | E20A | 20-Lead Ceramic Leadless Chip Carrier, Type C | | |

Note 1: Devices also available in 13" reel. Use suffix = SCX, SJX, and MSAX.

Logic Symbols

Connection Diagrams



Unit Loading/Fan Out

| | | 54F/74F | | | | |
|--------------------------------|----------------------------------|---|---------------------|--|--|--|
| Pin Names | Description | U.L. Input I _{II} HIGH/LOW Output I _O | | | | |
| D ₀ -D ₇ | Data Inputs | 1.0/1.0 | 20 μA/ - 0.6 mA | | | |
| LE | Latch Enable Input (Active HIGH) | 1.0/1.0 | 20 μA/ – 0.6 mA | | | |
| ŌĒ | Output Enable Input (Active LOW) | 1.0/1.0 | 20 μA/ – 0.6 mA | | | |
| O ₀ -O ₇ | TRI-STATE Latch Outputs | 150/40 (33.3) | −3 mA/24 mA (20 mA) | | | |

Functional Description

The 'F373 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When $\overline{\text{OE}}$ is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table


| | Inputs | Output | | |
|----|--------|--------|----------------------------|--|
| LE | ŌĒ | On | | |
| Н | L | Н | Н | |
| Н | L | L | L | |
| L | L | Х | O _n (no change) | |
| X | Н | Х | Z | |

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance State

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to} + 125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to} + 175^{\circ}\mbox{C} \\ \mbox{Plastic} & -55^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \end{array}$

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

DC Electrical Characteristics

| Symbol | Parameter | | 54F/74F | | | Units | Vcc | Conditions | |
|------------------|---|------------|--|-----|-------------|-------|------|--|--|
| Зуппьог | | | Min | Тур | Max | Units | VCC | Conditions | |
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V | | Recognized as a HIGH Signal | |
| V _{IL} | Input LOW Voltage | | | | 0.8 | V | | Recognized as a LOW Signal | |
| V _{CD} | Input Clamp Diode Vo | oltage | | | -1.2 | V | Min | $I_{IN} = -18 \text{ mA}$ | |
| V _{OH} | Output HIGH 54F 10% V _{CC} Voltage 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC} | | 2.5 2.4 2.5 2.4 2.7 2.7 | | | V | Min | $\begin{split} I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \end{split}$ | |
| V _{OL} | Output LOW 54F 10% V _{CC} Voltage 74F 10% V _{CC} | | | | 0.5 0.5 | ٧ | Min | $I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ | |
| I _{IH} | Input HIGH Current | 54F 74F | | | 20.0 5.0 | μΑ | Max | V _{IN} = 2.7V | |
| I _{BVI} | Input HIGH Current Breakdown Test | 54F 74F | | | 100 7.0 | μΑ | Max | V _{IN} = 7.0V | |
| I _{CEX} | Output HIGH Leakage Current | 54F 74F | | | 250 50 | μΑ | Max | $V_{OUT} = V_{CC}$ | |
| V _{ID} | Input Leakage Test | 74F | 4.75 | | | ٧ | 0.0 | $I_{\text{ID}} = 1.9 \mu\text{A}$ All Other Pins Grounded | |
| I _{OD} | Output Leakage 74F Circuit Current | | | | 3.75 | μΑ | 0.0 | V _{IOD} = 150 mV All Other Pins Grounded | |
| I _{IL} | Input LOW Current | | | | -0.6 | mA | Max | V _{IN} = 0.5V | |
| lozh | Output Leakage Current | | | | 50 | μΑ | Max | V _{OUT} = 2.7V | |
| l _{OZL} | Output Leakage Current | | | | -50 | μΑ | Max | V _{OUT} = 0.5V | |
| I _{OS} | Output Short-Circuit Current | | -60 | | -150 | mA | Max | V _{OUT} = 0V | |
| I _{ZZ} | Bus Drainage Test | | | | 500 | μΑ | 0.0V | V _{OUT} = 5.25V | |
| I _{CCZ} | Power Supply Current | | | 38 | 55 | mA | Max | V _O = HIGH Z | |

AC Electrical Characteristics


| Symbol | Parameter | | | | T _A , V _C | 4F _C = Mil 50 pF | 74F T _A , V _{CC} = Com C _L = 50 pF | | Units |
|------------------|---|------------|------------|-------------|---------------------------------|-----------------------------------|--|-------------|-------|
| | | Min | Тур | Max | Min | Max | Min | Max | 1 |
| t _{PLH} | Propagation Delay D _n to O _n | 3.0 2.0 | 5.3 3.7 | 7.0 5.0 | 3.0 2.0 | 8.5 7.0 | 3.0 2.0 | 8.0 6.0 | ns |
| t _{PLH} | Propagation Delay LE to O _n | 5.0 3.0 | 9.0 5.2 | 11.5 7.0 | 5.0 3.0 | 15.0 8.5 | 5.0 3.0 | 13.0 8.0 | ns |
| t _{PZH} | Output Enable Time | 2.0 2.0 | 5.0 5.6 | 11.0 7.5 | 2.0 2.0 | 13.5 10.0 | 2.0 2.0 | 12.0 8.5 | ns |
| t _{PHZ} | Output Disable Time | 1.5 1.5 | 4.5 3.8 | 6.5 5.0 | 1.5 1.5 | 10.0 7.0 | 1.5 1.5 | 7.5 6.0 | ns |


AC Operating Requirements


| | | $74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ | | 54 | F | 74F | | |
|--------------------|-------------------------|---|-----|------------------------------|-----|---------------------|-----|-------|
| Symbol | Parameter | | | ${\sf T_A,V_{CC}}={\sf Mil}$ | | $T_A, V_{CC} = Com$ | | Units |
| | | Min | Max | Min | Max | Min | Max | 1 |
| t _s (H) | Setup Time, HIGH or LOW | 2.0 | | 2.0 | | 2.0 | | |
| t _s (L) | D _n to LE | 2.0 | | 2.0 | | 2.0 | | ns |
| t _h (H) | Hold Time, HIGH or LOW | 3.0 | | 3.0 | | 3.0 | | 110 |
| t _h (L) | D _n to LE | 3.0 | | 4.0 | | 3.0 | | |
| t _w (H) | LE Pulse Width, HIGH | 6.0 | | 6.0 | | 6.0 | | ns |


Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:










Physical Dimensions inches (millimeters) (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Mellbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998